

**Amendment to the Claims:**

This listing of claims will replace all prior versions, and listings, of claims in the application:

**Listing of Claims:**

Claim 1. (Original) A discrete cosine transformation apparatus comprising:  
a transposition section which transposes data between a one-dimensional processing and a two-dimensional processing in every  $N$  pixels of an input picture signal of  $N \times N$  pixels to produce a transposed output; and  
a transformation section which subjects the transposed output of the transposition section to a discrete cosine transformation.

Claim 2. (Original) The discrete cosine transformation apparatus according to claim 1, wherein the transposition section transposes the picture signal of  $8 \times 8$  pixels in every eight pixels.

Claim 3. (Original) The discrete cosine transformation apparatus according to claim 2, further comprising:  
an input processor which outputs data input in units of  $L$ , at a rate of  $2M/2L$  data per clock period for  $4(N/M) \cdot N/2L$  periods and which, for the succeeding  $4(N/M)$  periods, selects and outputs data output at  $2M$  data per clock period from the transposition section to the transformation section.

Claim 4. (Original) The discrete cosine transformation apparatus according to claim 3, wherein the transposition section has a transposition memory in which  $N \times N$  data are written at the rate of  $2M$  data per clock period for  $4(N/M) \cdot N/2L$  periods, then transposed, and read out at the rate of  $2M$  data per clock period for four clock periods.

Claim 5. (Original) The discrete cosine transformation apparatus according to claim 1, further comprising a control section which produces control signals including a first signal and a second signal, the first signal being for limiting in every  $N/M$  clock periods the timing of starting the fetch of data input at the input terminal when the input of all the one-dimensional transformed data to the transformation section is not completed, but not limiting the timing of starting the fetch of data input to the input terminal when all the one-dimensional transformed data is completely input to the transformation section, and the second signal being indicative of a head of output block data.

Claim 6. (Original) An inverse discrete cosine transformation apparatus comprising:  
a transposition section which transposes input DCT coefficients of  $N \times N$  in every  $N$  coefficients between one-dimensional processing and two-dimensional processing; and  
a transformation section which subjects an output of the transposition section to an inverse discrete cosine transformation.

Claim 7. (Original) An inverse discrete cosine transformation apparatus according to claim 6, wherein the transposition section transposes the picture signal of  $8 \times 8$  pixels in every eight pixels.

Claim 8. (Original) An inverse discrete cosine transformation apparatus according to claim 6, further comprising:

an input processor which outputs first data input one by one, at a rate of two units of data per clock period for four clock periods and which, for the succeeding four clock periods, selects and outputs second data output at two units of data per clock period from the transposition section to the transformation section.

Docket No: 243367US2SRDCONT  
Inventor: YOSHIHARU UETANI  
Filed: HERewith

Claim 9. (Original) A discrete cosine transformation/inverse discrete cosine transformation apparatus comprising:

a single N-point transformation processor which switches in every N points between the one-dimensional processing and the two-dimensional processing to perform orthogonal transformation of  $N \times N$  points.

Claim 10. (Original) A discrete cosine transformation/inverse discrete cosine transformation apparatus according to claim 9, wherein the N-point transformation processor incorporates a single eight-pixel transformation processor which switches in every eight pixels between one-dimensional processing and two-dimensional processing to perform orthogonal transformation of  $8 \times 8$  pixels.

Claim 11. (Canceled)

Claim 12. (Original) A discrete cosine transformation/inverse discrete cosine transformation apparatus according to claim 10, wherein the eight-pixel transformation processor comprises a first addition/subtraction processor for the discrete cosine transformation, a sum-of-products processor and a second addition/subtraction processor for the inverse discrete cosine transformation,

the first addition/subtraction processor includes a section which generates a discrete cosine intermediate signal of the pixel data input from the input terminal for the discrete cosine transformation and directly outputs the discrete cosine coefficients input from the input terminal with one of inputs of the adder controlled to zero for the inverse cosine transformation,

the sum-of-products processor includes a section which subjects the input discrete cosine intermediate signal to a sum-of-products operation to output a transformed result for the discrete cosine transformation and subjects the input discrete cosine transform

coefficients to a sum-of-products operation to output a transformation intermediate signal,  
and

the second addition/subtraction processor includes a section which generates a real signal as the transformed result from the inverse discrete cosine intermediate signal for the inverse discrete cosine transformation and directly outputs the input data with one of inputs of the adder controlled to zero for the discrete cosine transformation.

Claim 13. (Canceled)

Claim 14. (Original) The discrete cosine transformation/inverse discrete cosine transformation apparatus according to claim 10, wherein the N-point transformation processor incorporates a single eight-coefficient transformation section configured to switch in every eight coefficients between the one-dimensional processing and the two-dimensional processing and subject  $8 \times 8$  coefficients of data to a discrete cosine transformation or an inverse discrete cosine transformation.

Claim 15. (Original) A discrete cosine transformation apparatus comprising:

an input processor which outputs data input one by one, at a rate of L data per clock period for M clock periods;

an N-point transformation processor which N-point-transforms the data input at the rate of L data per clock period from the input processor and outputs the transformed data at the rate of L data per clock period;

an output processor which continuously outputs the one-dimensionally transformed data input at the rate of L data per clock period from the N-point transformation processor at the rate of L data per clock period for every M clock periods while rounding N two-dimensionally transformed data input at the rate of L data per clock period in the succeeding M clock periods; and

Docket No: 243367US2SRDCONT  
Inventor: YOSHIHARU UETANI  
Filed: HEREWITH

a transposition section which transposes  $N \times N$  data input continuously at the rate of L data per clock period in every M clock periods and reading them continuously at the rate of L data per clock period in every M clock periods.

Claim 16. (Original) A discrete cosine transformation apparatus according to claim 15, wherein the input processor outputs the data at a rate of two data per clock period, and the N-point transformation processor eight-point transforms the data received at the rate of two data per clock period from the input processor and outputs the transformed data at the rate of two data per clock period.